DVB-S Demodulator and Decoder
Overview
The IPrium-DVB-S-Demodulator IP Core is a QPSK/BPSK demodulator and channel decoder for digital satellite television transmissions to the European Broadcast Union ETSI EN 300 421 standard.
Key Features
- Fully synchronous design, using single clock
- Fully synthesizable drop-in module for FPGAs
- Optimized for high performance and low resources
- Low implementation loss
- Fully verified and real-time tested on a FPGA based development platform
- Considerations for easy ASIC integration
- Validated on IPrium Evaluation Boards
Deliverables
- VQM/NGC/EDIF netlists for Altera Quartus II, Xilinx ISE, Lattice Diamond or Microsemi (Actel) Libero SoC
- IP Core testbench scripts
- Design examples for Altera, Xilinx, Lattice, and Microsemi (Actel) evaluation boards
- Free 1 year warranty and support period
Technical Specifications
Short description
DVB-S Demodulator and Decoder
Vendor
Vendor Name
Maturity
Silicon proven
Availability
Now