Dual Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 80 k
Overview
Foundry sponsored - Dual Port SRAM compiler - TSMC 90 nm LPeF - Memory otimized for high density and low power - compiler range up to 80 k
Key Features
- Reduced the die cost
- Unique architecture optimizing the periphery area for outstanding area gain
- Routing allowed upwards from Metal 4, Support Metal 5 top Metal option
- Extend the battery life
- Ultra low leakage thanks to careful design strcutures ▪ Optional byte write and bit wise write capability
- Data retention mode
- Make the integration easier
- Wide flexibility for words and bits per word
- Two completely independent Read/Write Ports which implements full Dual-Port (2RW) functionality
- Enable right on 1st pass design, the Dolphin integration quality
- Complete mismatch validation of the memory architecture taking in account local and global dispersion
- Extended validation for high coverage rate of the compiler
Technical Specifications
Short description
Dual Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 80 k
Vendor
Vendor Name
Maturity
In_Production
Related IPs
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - Dual Voltage - compiler range up to 640 k
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k
- Single Port SRAM compiler - Memory optimized for ultra low leakage and high density - Dual Voltage - compiler range up to 640 k
- Dual Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 80 k