Direct memory access controller with AHB interface
Overview
Direct memory access controller with AHB interface.
Key Features
- Speed: 133MHz AHB Clock Rate Support
- Power consumption: 21.3mW power for normal case at 100MHz
- Area: 37K for 0.25um Faraday cell library
- Compliance to the AMBA Specification (Rev 2.0).
- An AHB slave DMA interface for the DMA controller configuration, 2 AHB master interfaces for the data transfer.
- A simple AHB bridge eases to configure the AHB device without needing the full-function AHB bridge.
- Up to 8 configurable DMA channels.
- Up to 8 configurable DMA requests.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory transfer.
- Group Round Robin arbitration scheme with the 4 priority levels.
- Chain Transfer support.
- Hardware handshake support.
- 8/16/32 data width transaction support.
- Big-endian and little-endian support.
Technical Specifications
Related IPs
- I2C Controller IP – Slave, Parameterized FIFO, Hs-Mode (3.4 Mbps) AXI/AHB/APB/Avalon Buses or direct to/from Registers or Memory
- SPI XIP Flash Memory Controller IP – Programmable IO & Execute-In-Place (XIP) via second AMBA Interface
- I2C Controller IP – Slave, Parameterized FIFO, AHB Master Interface (I2C2AHB)
- SD Card Controller - Verifies SD card interface functionality, ensuring reliable data transfer and compliance with specifications
- UART with Synchronous CPU Interface
- UART with FIFOs and Synchronous CPU Interface