Differential Signaling IO Buffer
Overview
The Utility Differential Signaling Buffer core generates corresponding buffer to bring off-chip differential signals into internal circuit or out from internal circuits. The core is intended as glue logic between off-chip differential signals and internal circuit.
Key Features
- Configurable size of the signal width
- Configurable differential signaling buffer type
Technical Specifications
Related IPs
- SMIC 0.18um Reduced Swing Differential Signaling Transmitter
- Fully-integrated Low Voltage Differential Signaling (LDVS) transceiver
- PCI Express Differential Buffer IP, Single - Ended, UMC 90nm SP process
- 100MHz single-ended to differential clock buffer for UMC 40nm LP.
- 100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.I; UMC 0.13um HS/FSG LOGIC/MIXEDMODE Enhance Process
- PCIe/HCSL Differential IO Buffer - TSMC 16FFC