DDR2 SDRAM Controller - Pipelined
Overview
The Double Data Rate (DDR) Synchronous Dynamic Random Access Memory (SDRAM) Controller is a general-purpose memory controller that interfaces with industry standard DDR2 SDRAM. The memory controller provides a generic command interface to the user's application. This interface reduces the effort to integrate the module with the remainder of the application and minimizes the need to deal with the DDR2 SDRAM command interface. The timing parameters for the memory can be set through the signals that are input to the core as part of the configuration interface. This enables switching between different memory devices and modification of timing parameters to suit the application using the same netlist.
Key Features
- Interfaces to Industry Standard DDR2 SDRAM
- High-Performance DDR2 533/400/333/266/200/133 operation
- Programmable Burst Lengths of 4 or 8
- Programmable CAS Latency of 3, 4, 5 or 6 Cycles
- Intelligent Bank Management to Minimize ACTIVE Commands
- Supports All Standard DDR Commands
- Synchronous Implementation for Reliable Operation
- Command Pipeline to Maximize Throughput
- Up to 4 chip selects for multiple DIMM support
- Supports all Common Memory Configurations
- SDRAM data path widths of 8, 16, 32, 64 and 72 bits
- Variable address widths for different memory devices
- Programmable timing parameters
- Byte level writing through Data Mask signals
- Burst termination
Block Diagram
Technical Specifications
Related IPs
- DDR2 SDRAM Controller
- DDR2 SDRAM Controller
- DDR SDRAM Controller - Pipelined
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- DDR2 SDRAM Controller supporting Altmemphy
- DDR1 DDR2 SDRAM Memory Controller