DDR2 PHY Data Block ;UMC 0.13um Logic HS/FSG Process
Overview
DDR2 PHY Data Block ;UMC 0.13um Logic HS/FSG Process
Technical Specifications
Foundry, Node
UMC 0.13um
Maturity
Mass production proven
UMC
Pre-Silicon:
130nm
Related IPs
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- DDR2 PHY Command/Address Block ; UMC 0.13um HS/FSG Logic Process
- DDR2 PHY Command/Address Block (for Chip Application); UMC 0.13um HS/FSG Logic Process
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- Single Port SRAM Compiler IP, UMC 65nm SP process