DDR5, DDR4, DDR3 Controller
The DDR solutions, a family of high-speed on-chip interface IP, are leading the way for high-performance computing (HPC) systems and data center applications. The DDR PHY IP is engineered to quickly and easily integrate into any system-on-chip (SoC) and is verified with the Denali DDR Controller IP as part of a complete memory subsystem solution. Available as a product optimized solution for specific applications such as DDR5, DDR4, DDR3 with many configuration options to select desired features and integration aspects.
