DC-DC IP, Input: 3.3V, Output: 5V/50mA, UMC 0.153um MS process
Overview
Pulse Width Modulation, boosting voltage from 3.3V to 5V/50mA driving capability, Ivcca=140uA@Idrive=0, UMC 0.153um Logic/Mixed-Mode process.
Technical Specifications
Foundry, Node
UMC 153nm MS
Related IPs
- DC-DC IP, Input: 3.3V, Output: 3.3V/300mA, UMC 0.153um MS process
- DC-DC IP, Input: 3.3V, Output: 5V/50mA, UMC 0.25um Logic process
- DC-DC IP, Input: 3.3V, Output: 5V/50mA, UMC 65nm LL process
- Single Port SRAM Compiler IP, UMC 65nm SP process
- DC/DC - Input 1.2~2.5V, output 3.3V
- DC/DC - Input 5.0V/4.2V, output 1.8V/1.2V