D/A Converter IP, 12 bits, 80Msps, I-Q channels, UMC 55nm SP process
Overview
80MHz 2-chanel Digital-to-Analog converter, UMC 55nm SP/RVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- A/D Converter IP, 12 bits, 80Msps, I-Q Channels, UMC 55nm SP process
- ULP 12 Bits, 35 kS/s SAR Analog to Digital Converter
- 12 Bits, 100 kS/s SAR Analog to Digital Converter
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- CMOS 3 Channels 10 Bits 200MSPS+ Current-Steering D/A Converter