Vendor: SmartDV Technologies Category: CXL

CXL CONTROLLER IIP

The CXL Controller IIP core supports the CXL 1.0 and 1.1 Specification.Through its CXL compatibility, it provides a simple interf…

Contact Provider Request Datasheet

Overview

The CXL Controller IIP core supports the CXL 1.0 and 1.1 Specification.Through its CXL compatibility, it provides a simple interface to a wide range of low-cost devices. CXL Controller IIP is proven in FPGA environment. The host interface of the CXL Controller can be simple interface or can be AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.

CXL CONTROLLER IIP is supported natively in Verilog and VHDL

Key features

  • Compliant with CXL 1.0/1.1 Specifications
  • Supports Native PCIe mode and below features as defined in the PCIe specification
    • PCIE Express specs 1.0/2.0/3.0/4.0/5.0
    • PIPE interface
    • Full PCIE Controller functionality
    • Supports ASPM and Software controlled Power Management
    • Supports Speed and Link Width negotiation
    • Supports Up configure, polarity inversion, and lane-to-lane skew
  • Supports static configuration of PCIe vs CXL protocol mode
  • Supports the signaling rate of 8 GT/s, 16 GT/s or 32 GT/s for CXL mode
  • Supports link width support for x16, x8, x4, x2, and x1 (degraded mode) in CXL mode
  • Bifurcation (aka Link Subdivision) support to x4 in CXL mode
  • Implements CXL.io, CXL.mem, and CXL.cache protocols
  • Supports ARB/MUX Link Management Packets (ALMP)
  • Supports CXL Power Management VDM Packets
  • Supports arbitration and data multiplexing/de-multiplexing
  • Supports following CXL.cache/CXL.mem slots,
    • Header slot
    • Generic request/response slot
    • Generic data slot
  • Supports following CXL cache line,
    • 32B Half cache line
    • 64B Full cache line
  • Supports following CXL flit type encoding,
    • Protocol type
    • Control type
  • Supports all CXL.cache/CXL.mem request and response messages
  • Supports all snoop responses
  • Supports various framing errors
  • Supports Multiple Data Header (MDH)
  • Supports byte enable
  • Supports CXL.cache/CXL.mem link layer retry
  • Supports type 1, type 2 and type 3 CXL Devices
  • Supports implied EDS token
  • Supports Address Translation Service (ATS)
  • Supports configurable TC to VC queue mapping
  • Supports data poisoning
  • Supports virtual channel management
  • Supports DMA(Optional)
  • Fully synthesizable.
  • Static synchronous design.
  • Positive edge clocking and no internal tri-states.
  • Scan test ready.
  • Simple interface allows easy connection to microprocessor/microcontroller devices.

Block Diagram

CXL Controller IIP block diagram

Benefits

  • Single Site license option is provided to companies designing in a single site.
  • Multi Sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

What’s Included?

  • The CXL Controller interface is available in Source and netlist products.
  • The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files
  • IP-XACT RDL generated address map
  • Firmware code and Linux driver package
  • Documentation contains User's Guide and Release notes.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
CXL Controller IIP
Vendor
SmartDV Technologies
Type
Silicon IP

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about CXL IP core

Industry 1st CXL 4.0 Verification IP: Transforming AI and HPC Systems

Synopsys continues to lead innovation with the industry’s first commercially available CXL 4.0 Verification IP (VIP). This comprehensive solution supports the full 128 GT/s data rate, IO throttling, and streamlined port negotiation, equipping designers to validate and optimize their products for the future.

Powering Up Efficiency: A Deep Dive into CXL L0p and its Verification

Compute Express Link (CXL) is revolutionizing data center architecture, with power management emerging as a key area of innovation. Among its power-saving mechanisms, the L0p (Low Power) state plays a pivotal role in reducing energy consumption during periods of low link activity.

Demystifying CXL Memory Interleaving and HDM Decoder Configuration

Memory interleaving is a technique that distributes memory addresses across multiple memory devices or channels. Instead of storing data sequentially in one device, the system alternates between devices at a fixed granularity. It could help improve bandwidth, reduce latency, and enhance scalability. In the context of Compute Express Link (CXL), memory interleaving is facilitated by the HDM (Host-Managed Device Memory) Decoder.

Boosting AI Performance with CXL

AI workloads are outpacing traditional memory architectures—but CXL®︎ offers a smarter path forward. Cadence's blog, "Boosting AI Performance with CXL," outlines how CXL enables dynamic memory expansion, memory sharing, and maintains coherency across devices to eliminate bottlenecks and boost performance for processing training and inference in large-scale AI systems.

Frequently asked questions about CXL IP cores

What is CXL CONTROLLER IIP?

CXL CONTROLLER IIP is a CXL IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this CXL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CXL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP