Controller IP, System Power/Clock Management, Soft IP
Overview
The system control unit, is designed to provide a power and clock management functions for System-on-a-Chip (SoC) to handle operations of the chip that are the power enable sequence, boot-up sequence, operation frequency setting, and power-down sequence.
Technical Specifications
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- DDR4/3, LPDDR5x/5/4x/4 Memory Controller IP
- ARINC818 controller Transmitter and Receiver IP core
- LPDDR3/4 Memory Controller IP
- PCMCIA IP Host Controller
- PCMCIA IP- Device Controller