Zyxx Ascon IP is an Intellectual Property implementing the ASCON
(Authenticated Sponge CONstruction) cryptographic algorithm in version 1.2
This algorithm has been selected by the NIST in the first phase of
the process of standardization for lightweight cryptography
Configurable Ascon IP for FPGA and ASIC
Overview
Key Features
- Available in different configurations :
- ? Ascon-128 for authenticated encryption with 64 bits data blocks
- ? Ascon-128a for authenticated encryption with 128 bits data blocks
- ? Ascon-80pq for authenticated encryption with 64 bits data blocks and 160 bits key
- ? Ascon-Hash for hashing with Ascon algorithm
- ? Ascon-Xof for extendable output function with Ascon algorithm
- ? Full configuration for all modes above
- Available in 3 versions :
- ? Ultra-Fast : very low latency and very high bandwith with higher footprint
- ? Fast : High bandwith with low latency and high frequency
- ? Small : Higher latency but smaller footprint
- Full standard support :
- Zyxx Ascon supports full specification of the Ascon standard selected by the NIST for lightweight cryptographic algorithm
- AXI4 compatible interface can be added as an option for every configurations and versions
- Available for a wide range of FPGA vendors :
- AMD (Xilinx), Intel (Altera), Microchip, Lattice, Achronix, QuickLogic, and for ASICs
- Delivered as a netlist for the target required by the client
Benefits
- Highest Througouput on the market
Deliverables
- Netlist
Technical Specifications
Foundry, Node
On demand
Related IPs
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- High-performance 2D (sprite graphics) GPU IP combining high pixel processing capacity and minimum gate count.
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- Multi-channel codec to ASIC / FPGA
- ASIC IP-core for high-throughput decoding of DVB-S2/S2X, and DVB-RCS/RCS2