complete measurement subsystem IP for single phase power metering
Overview
It is comprised of a high resolution Mixed-signal Front-End and of a dense Power and energy Computation Engine to achieve at the system-level a class accuracy as high as 0.1% (class accuracy of the product is 0.05%) over a range up to 1/10,000.
Key Features
- Embedded Computation Engine for utility biling applications
- Low noise Programmable Gain Amplifier (PGA), to reach the best class accuracy with each type of sensors
- Embedded power management for the best resilience to power supply noise
Block Diagram
Technical Specifications
Foundry, Node
Grace 130nm eFlash
Maturity
In Production
Related IPs
- Complete measurement analog front end (AFE) IP for single phase power metering
- Complete measurement analog front end (AFE) IP for single phase power metering
- Complete measurement analog front end (AFE) IP for three-phase power metering
- Complete measurement analog front end (AFE) IP for three-phase power metering
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load