Massar is a column-parallel high resolution, high speed ADC tailored to low power consumption and large frame imaging sensors.
The Hybrid ADC combinestwo complementary architectures: RAMP x SAR to maximize the performance of your image sensors. Protected by several patents, the ADC is already Silicon Proven in ST130nm technology node!
Column-parallel high resolution, high speed ADC
Overview
Key Features
- Hybrid IP ADC Silicon Proven, adaptable to different application fields
- Multi-channel ADC (over 800)
- High resolution (14bits)
- Cross talk less than 1 LSB
- Small surface area (8.5u pitch)
- Analog and digital power supply: 3.5V and1.5V
- Easy migration on other technologies and process nodes
Block Diagram
Technical Specifications
Maturity
Silicon Proven
Related IPs
- 14-bit, 4.32Gsps Ultra high speed Wideband, Time-Interleaved Pipeline ADC IP
- 12bit 200Msps High Speed Pipeline ADC IP Core
- 12bit 320Msps High Speed Pipeline ADC IP Core
- 12bit 2Gsps High Speed Pipeline ADC IP Core
- 14bit 1.3Gsps High Speed Sigma Delta ADC IP Core
- 14bit 3.2Gsps High Speed Sigma Delta ADC IP Core