CC-100IP-MB re-cycles system noise and surge current, preventing the deep discharge of system DC-Link and Reservoir Capacitors, reducing the amount of deep re-charge required from EV conversion system batteries. The IP creates inherent Capacitance Multiplication, Series Inductance Nullification, and Energy Harvesting functions that create the lowest Impedance point in the Conversion System Power Grids, enabling High frequency noise to be inserted into the CC-100IP-MB, aiding in maximum current recovery and Electric Vehicle Mileage extension, given a static battery size and capacity. The IP features a circuit noise activated dynamic input current controlled reservoir capacitance, and can function as a “stand-alone” system DC-Link or Reservoir Capacitor, or work in parallel with existing DC-Link Capacitor structures. Due to the embedded IP negative feedback, the CC-100 features a 25% reduction in capacitor effective series inductance (ESL). The IP operates by feeding back a portion (nominally 20%) of the bypass current flowing through the front end on chip input base capacitors, feeding back current into the Conversion System Power Grid, preventing bypass Capacitor Deep discharge, thus reducing overall chip dynamic power draw.
The Mileage Booster IP is meant to replace or work in parallel with existing DC-Link and Reservoir Capacitors, thus can be shaped into various aspect ratios and sizes to fit on-chip “white space”, the area under power grids, etc. in the same fashion as typical on-chip decoupling capacitors.
CC-100IP-MB Electric Vehicle Mileage Booster IP
Overview
Key Features
- Extends EV Driving range by 10%
- Extends the driving and Biking Range of Electric Vehicles from 16 to 30 Miles
- Occupies the same on chip area as standard DCAPs with at least a 600X effective capacitance increase
- Up to a 36% Dynamic Power and RF Emissions Reduction
- 25% Reduction in Capacitor ESL
- Provides the lowest impedance point in IC power-grids
- Can work in parallel with existing IC DCAPs
- Fits into any On chip footprint
- Ability to port to any manufacturing process
- Customizable design is not needed to support the operation of the device or IP.
Benefits
- Extends EV Driving Range by 10%
- Extends the driving and Biking Range of Electric Vehicles from 16 to 30 Miles
- Occupies the same on chip area as standard DCAPs with at least a 600X effective capacitance increase
- Up to a 36% Dynamic Power and RF Emissions Reduction
- 25% Reduction in Capacitor ESL
- Provides the lowest impedance point in IC power-grids
- Can work in parallel with existing IC DCAPs
- Fits into any on chip footprint
- Ability to port to any manufacturing process
- Customizable design is not needed to support the operation of the device or IP.
Block Diagram
Video
The CC-100IP-MB embedded in the CurrentRF PowerStic Module
CC-100IP-Mileage Booster embedded in a PowerStic Module
Applications
- Automotive Electric Vehicles
- E-bikes
- Charging Stations
- SiC drivers
- Gate Drivers
- Reservoir Capacitors
Deliverables
- Working Silicon Loaner Samples
- Behavioral Model
- Datasheet
- .gds view
- LEF view
- 2 to 3 week custom spin time
- Customizable Circuit Design
- Design Support
- Silicon Hybrid module
- Datasheet-cut and paste the URL into a web browser to view.
- Behavioral Model-cut and paste the URL into a web browser to view.
Technical Specifications
Foundry, Node
poratble to any IC manufacturing process
Maturity
in Production
Availability
December 18, 2020
GLOBALFOUNDRIES
In Production:
180nm
,
180nm
LL
,
180nm
LL
,
180nm
LP
,
180nm
LP
Silicon Proven: 180nm LL , 180nm LL , 180nm LP , 180nm LP
Silicon Proven: 180nm LL , 180nm LL , 180nm LP , 180nm LP
Tower
Silicon Proven:
180nm
,
180nm
,
180nm
UMC
Silicon Proven:
180nm
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- DDR3 Controller IP
- High-performance 2D (sprite graphics) GPU IP combining high pixel processing capacity and minimum gate count.
- FlexNoC 5 Interconnect IP
- BCH Encoder/Decoder IP Core
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load