The GRCAN core is a CAN controller with an AHB DMA backend. The APB bus is used for configuration, control and status handling and the AHB bus is used for retrieving and storing CAN messages in memory external to the CAN controller. GRCAN supports transmission and reception of sets of messages by use of circular buffers located in memory external to the core. Separate transmit and receive buffers are assumed. Reception and transmission of sets of messages can be ongoing simultaneously.
CAN 2.0 Controller with DMA
Overview
Key Features
- 20-1000 kbps bitrate
- CAN 2.0B with standard and extended frame format
- Message filtering
- DMA using circular buffers of configurable size
- Single shot transmission
Block Diagram
Deliverables
- Source code
- Synplify project file
- VHDL test bench
- Template design for LEON3 processor
- FPGA evaluation board (optional)
Technical Specifications
Maturity
Production
Availability
Now
Related IPs
- CXL 2.0 Controller with AXI
- PCIe 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- PCIe 3.1 Controller with AXI
- SHA-2 Hash Core with DMA
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.08-1.98V)
- SG DMA Controller, 1-16 DMA Channels, AHB5 Master Interface