Bus Bridges
Overview
Various bus types of protocols are available and employed in many applications, all of which require a bridge to operate safely and without loss of data. SOC is essentially a system made up of components and their interconnections. Recently, the development of SOC chips with reusable IP cores has received more attention due to their lower cost and shorter time to market. The communication between the several IP cores should be lossless and designer-friendly.
Key Features
- Supported Buses
- AXI4 Lite to APB
- Features
- Independent read and write channels
- Synchronous or asynchronous reset type
- Data Latency or wait stages
- AHB3 full / lite to APB / AXI4 lite
- Features
- Burst transfers
- Single clock-edge operation
- Non-tristate implementation
- Synchronous or asynchronous reset type
- Data Latency or wait stages
- Tilelink 1.8 to APB
- Features
- Independent read and write channels
- Synchronous or asynchronous reset type
- Data Latency or wait stages