Vendor: T2M GmbH Category: Bluetooth

Bluetooth Dual Mode v5.3 Baseband Controller IP

This Baseband Controller IP core is a composite HW-FW implementation of the Classic Bluetooth specifications and Bluetooth Low En…

Contact Provider Request Datasheet

Overview

This Baseband Controller IP core is a composite HW-FW implementation of the Classic Bluetooth specifications and Bluetooth Low Energy v5.3 Specifications.

Compatible with the standard Bluetooth HCI, it can be used with any Bluetooth dual mode 5.3 host software protocol stack and profiles, either split around the HCI so that the lower layers and upper layers can run on different processors or systems, or combined together to run on the same processor to make a fully hosted solution.

The feature set for supporting headset solution (including TWS) has been prioritized.
• Will support 2 connections
Power Considerations
• The IP will provide the hooks to ensure power save mechanisms in the SoC
• Power gating, clock gating and maintaining a low power domain during sleep are basic hooks
• Protocol based features like adaptive window widening and slave latency will be supported.
• The IP has always been architected to minimize the uptime of RF

Key features

  • Software Memory footprint (ARM Cortex M0/M3): ROM ~ 300KB ; RAM ~ 112 KB
  • Combined Hardware gate count : 250 k gates
  • Arbitration logic implemented in hardware and assisted by software
  • Baseband and LE LL Accelerator
  • Discovery / Connection / Role Switch procedures
  • LE Advertising/Scanning/Connection procedures
  • Baseband level flow control, ACK handling & retransmissions
  • Power Save: Sleep mode - clock shut down for core hardware modules, except clock & power management block.
  • Deep sleep mode - clock shutdown to all modules. Bluetooth clock is maintained in 32KHz domain. External RF modem chip can also be shutdown.
  • Shutdown – Entire baseband clock can be shutdown by firmware. External RF modem chip can also be shutdown. Enables power gating.

Block Diagram

BT Dual Mode 5.3 HW Linklayer / BaseBand Controller IP block diagram

Benefits

  • MINIMUM MIPS: Hardware sustains a link in its current state, so firmware overhead only for PDU and data exchange. Hardware also sustains all type of logical links
  • MAXIMUM INTERRRUPT LATENCY TOLERANCE
  • MINIMUM INTERRUPT PROCESSING TIME: Split of time critical and non time critical functions. Non time critical functions handled in task context using MINT OS tasking architecture
  • EFFICIENT HARDWARE/SOFTWARE PARTITIONING: Reduced interaction between firmware and hardware. Reduce bus activity
  • ACTIVE AND LOWPOWER MODE CLOCK GATING
  • FIRMWARE & HARDWARE TESTABILITY: Access to key firmware data structures, lower layers (like LMP) to bypass normal functional path, BB register through vendor commands
  • LOGGER: Real time dump of firmware, baseband and RFIC status. Log of assertions embedded in firmware

Applications

  • smart phones
  • ear buds, headsets, speakers
  • tablets
  • gaming
  • remote control

What’s Included?

  • Synthesizable Verilog RTL
  • Behavioral models
  • Module test bench and testcases
  • ASIC and FPGA synthesis scripts
  • BlueWiz FPGA platform
  • Flash download utility
  • HCI Commander – HCI application
  • BlueWiz Architecture document
  • BlueWiz Verification document
  • SoC integration approach note
  • User manuals for development tools
  • HCI/LM/LC/LL firmware source code in C
  • Transport drivers (UART, USB)
  • Platform drivers for development platform
  • OSAL for MINT OS/FreeRTOS

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
BT Dual Mode 5.3 HW Linklayer / BaseBand Controller IP
Vendor
T2M GmbH

Provider

T2M GmbH
T2M GmbH is the leading Global Technology Company supplying state of the art complex semiconductor connectivity IPs and KGDs, enabling the creation of complex connected devices for Mobile, IoT and Wearable markets. T2M's unique SoC White Box IPs are the design database of mass production RF connectivity chips supporting standards including Wifi, BT, BLE, Zigbee, NFC, LTE, GSM, GNS. They are available in source code as well as KGD for SIP / modules. With offices in USA, Europe, China, Taiwan, South Korea, Japan, Singapore and India, T2M’s highly experienced team provides local support, accelerating product development and Time 2 Market.
Contact T2M GmbH

Learn more about Bluetooth IP core

HDT Bluetooth: the Next Step in High Quality Audio Streaming

Wireless audio (wireless earbuds, headphones and speakers) introduced us to a completely new level of listening convenience and freedom, prompting the rapid growth we are already seeing in this consumer segment (30% CAGR for wireless earbuds and 14% for wireless headphones). Now the race is on to further improve audio quality and capability in these devices.

Three Major Inflection Points for Sourcing Bluetooth Intellectual Property

Synopsys is now shipping support for Bluetooth® 5.4, the latest specification from the Bluetooth SIG (Special Interest Group). The enhancements in Bluetooth 5.4 will open additional markets and use cases. This is one of the many inflection points in the Bluetooth Low Energy market that will be discussed in this paper.

Frequently asked questions about Bluetooth IP cores

What is Bluetooth Dual Mode v5.3 Baseband Controller IP?

Bluetooth Dual Mode v5.3 Baseband Controller IP is a Bluetooth IP core from T2M GmbH listed on Semi IP Hub.

How should engineers evaluate this Bluetooth?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Bluetooth IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP