The interrupt controller monitors interrupts from all other modules within the system and issues interrupt requests to the processor when necessary. The interrupt controller is scalable to support from 1 to 32 interrupt sources. It also provides enable set and enable clear mechanisms to prevent dangerous read-modify-write operations. It provides active high & active low IRQ & FIQ interrupt request outputs.
APB Interrupt Controller
Overview
Key Features
- Programmable Interrupt Controller
- Scalable (from 1 to 32 interrupts)
- Optional programmable interrupt
- AMBA APB interface
- Easily cascaded to support more interrupts
- Separate interrupt enable set and clear mechanisms
- FIQ and IRQ outputs
- Single bit enable and clear control
Block Diagram
Deliverables
- Verilog Source
- Complete Test Environment
- APB Bus Functional Model
- C-Sample Code
Technical Specifications
Maturity
Silicon Proven
Availability
Now
Related IPs
- Interrupt controller with APB interface
- I3C Master / Slave Controller w/FIFO (APB Bus)
- An APB slave peripheral that can be used to control interrupts of devices when that send interrupts to CPU
- Parameterizable ROM Built In Self Test Controller
- ISA / PC Card / PCMCIA CompactFlash Controller
- DDR SDRAM Controller