Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
Overview
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- MIPI D-PHY Rx-Only 2 Lanes in UMC (28nm)
- MIPI D-PHY Rx-Only 4 Lanes in UMC (28nm, 22nm)
- MIPI D-PHY Tx-Only 4 Lanes in UMC (28nm, 22nm)
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+