AHB system Peripheral IP, SRAM/ROM Controller, Soft IP
Overview
Embedded synchronous Single Port SRAM/ROM memory controller with up to two AHB slave ports.
Technical Specifications
Related IPs
- I2C Controller IP- Master / Slave, Parameterized FIFO, AHB Bus
- I2C Controller IP – Master, Parameterized FIFO, AHB Bus
- SPI Controller IP- Master/Slave, Parameterized FIFO, AMBA APB / AHB / AXI Bus
- SPI Controller IP- Master-only, Parameterized FIFO, AMBA APB / AHB / AXI Bus
- I2C Controller IP – Slave, Parameterized FIFO, AHB Bus
- I2C Controller IP – Slave, Parameterized FIFO, AHB Master Interface (I2C2AHB)