Vendor:
Synopsys, Inc.
Category:
Post Quantum
Agile Post Quantum Crypto (PQC) Public Key Accelerator - NIST algorithms
Common public key algorithms include RSA, Digital Signature Algorithm (DSA), and Diffie-Hellman (DH), which require the calculati…
Overview
Common public key algorithms include RSA, Digital Signature Algorithm (DSA), and Diffie-Hellman (DH), which require the calculation of complex modular exponentiation operations to encrypt, decrypt, sign, and verify data used in data encryption, digital signatures, and key exchanges. Similarly, the Elliptic Curve Cryptography (ECC) based algorithms require complex mathematical operations, such as point multiplications, and are designed to support devices with limited computing power or memory to encrypt internet traffic. These operations refer to huge numbers -- from 160- to 521 bits for ECC operations and from 1,024 to 4,096 bits or more for RSA operations. However, most CPUs are limited to operations on 32- and 64-bit values and require significant computational resources when implementing public key infrastructure-related algorithms.
The ECC/RSA Public Key Accelerator (PKA) is designed to significantly accelerate these cumbersome operations, executing the computationally intensive elements of the mathematics required for RSA operations and the algorithms used in prime field ECC.
The ECC/RSA PKA IP integrates seamlessly with the Cryptography Software Library, enabling designers to accelerate the asymmetric cryptography required in public key algorithms to reach performance and energy efficiency levels that are not achievable in software-only solutions.
The ECC/RSA PKAs are configurable IP cores, supporting a broad range of mathematical operations, size, and performance options. These configuration options enable designers to select a wide range of capabilities suitable for applications ranging from edge devices to the most advanced cloud infrastructure, targeting markets such as cloud computing, consumer, IoT, mobile, automotive, industrial, aerospace, and defense.
Key features
- Offloads the computationally intensive parts of public key cryptography
- Support for ARM® AMBA® AHB™/AXI™ and synchronous RAM interfaces
- Integer operations (512-, 768-, 1024-, 1536-, 2048-, 3072-, and 4096-bit)
- Modular exponentiation, division, multiplication, inversion, addition, and subtraction
- ECC-GF(p) operations (160, 192, 224, 256, 384, 512 and 521-bit)
- Point multiplication, addition, doubling, and verification
- Support for elliptic curves Curve25519 and Ed25519 (also referred to as Twisted Edwards curves)
- Support for Chinese elliptic curve SM2
- Highly configurable at build time
- Configurable firmware memory type
- RAM only
- ROM only
- RAM/ROM mix
- Optional: Differential Power Analysis (DPA)/Timing Analysis (TA) side-channel countermeasures
- Optional: Synopsys Cryptography Software Library for RSA, Diffie-Hellman, DSA, and prime field ECC operations such as ECDSA and ECDH
- Optional: Synopsys True Random Number Generator for DPA/TA support
Benefits
- Dramatic acceleration of Public Key Exchange operations
- Including key generation
- Particularly significant for private key functions
- Substantial power reduction relative to software-based implementations
- Choice of several performance grades, to enable performance vs. silicon area trade-offs
- Advanced DPA and DTA resistance features minimize exposure to sophisticated side-channel attacks, useful for payment card, government and military applications
- ROM-based firmware eliminates attacks on firmware image, enables secure boot
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
dwc_agile_pqc_pka
Vendor
Synopsys, Inc.
Provider
Synopsys, Inc.
HQ:
USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.
Learn more about Post Quantum IP core
How to design secure SoCs Part IV: Runtime Integrity Protection
SoC designers are increasingly challenged to integrate robust security measures into their designs. Modern connected devices, such as automotive Electronic Control Units (ECUs), Internet of Things (IoT) nodes, and industrial control systems, face increasing susceptibility to cyberattacks. This escalating threat landscape underscores the critical importance of mandatory security requirements.
Nine Compelling Reasons Why Menta eFPGA Is Essential for Achieving True Crypto Agility in Your ASIC or SoC
Today’s world is already overly complicated to provide robust product security, with extremely motivated hackers creating novel threats exposing new vulnerabilities every day. But considering tomorrow’s world with the looming threat of quantum computing, expanding AI possibilities and rapidly evolving regional regulations and export control risk with severe financial penalties, this is a daunting challenge.
Deploying StrongSwan on an Embedded FPGA Platform, IPsec/IKEv2 on Arty Z7 with PetaLinux and PQC
The objective of this article is to present and analyze a concrete IPsec/IKEv2 deployment on an FPGA-based embedded Linux system. Using an Arty Z7 FPGA platform with PetaLinux and StrongSwan, the focus is on system-level integration rather than protocol theory: how the IPsec stack is built and deployed, how classical and post-quantum key exchange are integrated without modifying standardized protocols, and what architectural trade-offs arise when moving cryptographic operations into programmable logic.
A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)
This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.
Why Anti-tamper Sensors Matter: Agile Analog and Rambus Deliver Comprehensive Security Solution
If your device processes valuable data, controls a critical function, or connects to a wider network, it’s a target. Attackers don’t just try to break software; they increasingly physically tamper with hardware; probing, fault injecting, or opening enclosures to bypass protections and extract secrets. The consequences range from IP theft and fraud to orchestrated downtime across fleets of connected devices.
Frequently asked questions about Post-Quantum Cryptography IP cores
What is Agile Post Quantum Crypto (PQC) Public Key Accelerator - NIST algorithms?
Agile Post Quantum Crypto (PQC) Public Key Accelerator - NIST algorithms is a Post Quantum IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Post Quantum?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Post Quantum IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.