AGC Control and data plane core
Overview
The eSi-AGC core provides the control and data plane interfaces to an AGC module. The signal processing in the core consists of a sliding energy estimate and saturation detection.
Key Features
- Sliding window energy estimator on IQ input samples
- Decibel conversion
- Clipping detection with median filter
- Configurable setpoint
- Configurable hysteresis to avoid hunting around the setpoint
- Configurable fast AGC descent on detecting regular clipping
- •un-time control of latency for input data following a change in AGC value
- AXI4-Streaming inputs and outputs
- APB configuration
- Verilog 2001
Benefits
- Simple standard interfacing
- Low-gate count
Applications
- Multi-standard wireless receivers
- Software defined radios (SDR) accelerator
- OFDM synchronization
Deliverables
- RTL
- Testbench
- Synthesis scripts
- Documentation
- MATLAB and C++ bit exact model
Technical Specifications
Foundry, Node
Any
Availability
Now
Related IPs
- Serial Front Panel Data Port (sFPDP) IP Core
- This is collection of Synchronization Components can be used to synchronize across different clock domains for control and Data Transfer
- Multi-channel, multi-speed Ethernet universal media access control (MAC) and physical coding sublayer IP (UMAC)
- PCIe 5.0 Integrity and Data Encryption Security Module
- Advanced DPA- and FIA-resistant FortiMac HMAC SHA2 IP core
- DPA and FIA-Resistant Ultra-Compact FortiCrypt AES IP core