AES “All Modes” Accelerators

Overview

The AES-IP-39 (EIP-39) is IP for accelerating the AES symmetric cipher algorithm (FIPS-197), supporting all NIST modes including ECB, CBC, CTR, CFB, OFB, CCM, GCM, CBC-MAC, CMAC, XTS, F8, F9 modes of operation up to 6.4 Gbps @ 1GHz. Designed for fast integration, low gate count and full transforms, the AES-IP-39 accelerator provides a reliable and cost-effective embedded IP solution that is easy to integrate into security modules needing versatile crypto.

The AES-IP-39 is a family of the cryptographic library elements in the Rambus hardware IP library (formerly of Inside Secure). For example, the lightweight configuration of the AES-IP-39 is the cipher core embedded in all Vault-IP platform security engines as well as the Crypto-IP-120 DMA crypto core. The accelerators include I/O registers, encryption and decryption cores, and the logic for feedback modes and key scheduling.

Sustained performance for any object sizes ranges from 1 to 6.4 Gbps depending on the configuration and area. Gate count is between 27K and 45K gates depending on the configuration.

The AES-IP-39 can be provided with counter measures including ones against side-channel attacks and fault injection attacks.

Key Features

  • 32-bit register interface
  • Key sizes: 128, 192 and 256 bits
  • Includes key scheduling hardware
  • Feedback modes: ECB, CBC, CTR, OFB-128, 
CFB-128
  • Protocol modes: CCM, GCM, CMAC and XCBC-MAC
  • Optional modes: AES-XTS, OFB, f8 and f9
  • Fully synchronous design
  • Low Speed, Medium Speed, High Speed versions
  • Optional counter measures against side channel attacks and fault injection attacks
  • Standard Compliance: FIPS-197, NIST-SP800-38A/B/C/D/E

Benefits

  • Silicon-proven implementation
  • Fast and easy to integrate into SoCs
  • Flexible layered design
  • Complete range of configurations
  • World-class technical support

Block Diagram

AES “All Modes” Accelerators Block Diagram

Technical Specifications

Foundry, Node
Any
Maturity
Silicon Proven
Availability
Now
TSMC
Silicon Proven: 7nm , 16nm , 28nm , 40nm G
×
Semiconductor IP