A/D Converter IP, 12 bits, 80Msps, I-Q Channels, UMC 55nm SP process
Overview
12-Bit 80MSPS Dual-channel Pipelined Analog-to-Digital converter, UMC 55nm SP/RVT Low-K Logic process.
Technical Specifications
Short description
A/D Converter IP, 12 bits, 80Msps, I-Q Channels, UMC 55nm SP process
Vendor
Vendor Name
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- D/A Converter IP, 12 bits, 80Msps, I-Q channels, UMC 55nm SP process
- A/D Converter IP, 24 bits, 96KHz, UMC 55nm SP process
- A/D Converter IP, 24 bits, Audio ADC, UMC 55nm SP process
- 12 Bits, 100 kS/s SAR Analog to Digital Converter
- 64x8 Bits OTP (One-Time Programmable) IP, UMC 55nm ULP standard CMOS core logic Process