A/D Converter IP, 10 bits, 2Msps, with 2-to-1 input MUX, UMC 55nm SP process
Overview
10-Bit 2MSPS SAR Analog-to-Digital converter with 2-to-1 Mux in, UMC 55nm SP/RVT process.
Technical Specifications
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- A/D Converter IP, 10 bits, 167Ksps, UMC 55nm SP process
- A/D Converter IP, 10 bits, 1Msps, with 8-to-1 input MUX, UMC 0.11um HS/FSG process
- A/D Converter IP, 10 bits, 54Msps, Pipelined, Single-end Input, UMC 55nm SP process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- 12-bit 50/100MSPS SAR A/D Converter in 55nm LL
- 128x8 Bits OTP (One-Time Programmable) IP, TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose Process