a 10-bit 1-MSPS 11-to-1 SAR-ADC with 11-channel GPIO integrated based on UMC 55nm eFlash process
Overview
a 10-bit 1-MSPS 11-to-1 SAR-ADC with 11-channel GPIO integrated based on UMC 55nm eFlash process
Technical Specifications
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- 12Bit 1Msps SAR-ADC based on UMC 55nm uLP eflash process (GPIO Function integrated)
- a 12-bit 1MSPS SAR-ADC on UMC 40nm LP, with 10-channel GPIO integrated
- A 12bit 2Msps low power and large voltage range SAR-ADC based on UMC 55nm eflash process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- 12Bit 1Msps SAR-ADC based on UMC 55nm uLP process
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options