The first product of Quickchip is an 8051 compatible embedded processor core that achieves six times the performance of a standard 8051 micro controller. While a standard 8051 micro controller takes 12 clock cycless for a machine cycle the QUIC_8051 only takes two.
For an efficient debugging, a QUIC_8051 based FPGA can be connected to a standard 8051 In-Circuit Emulator. Unlike other embedded controller cores that come along with an on-chip debug module with limited functionality, a slow communication channel, and additional FPGA resource usage, QUIC_8051 based FPGA designs can be debugged with the high-level feature set and the comfort of an In-Circuit Emulator. No on-chip debug module exhibits such features an In-Circuit Emulator does like code coverage and performance analysis.
8051 compatible embedded processor core
Overview
Key Features
- QUIC_8051 is an 8051 compatible processor core for FPGA implementation.
- It is available in the form of EDIF net lists for different FPGA families. The core consists of:
- CPU
- Registers
- RAM (256 Byte)
- Timer 0, 1, and 2
- UART
- Interrupt Controller
- Port 2
- QUIC_8051 is compatible to the original 8051 micro controller that was designed by Intel in 1979. However, it is not identical. The main difference is the fact that QUIC_8051 executes the instructions six times faster than the original 8051 when both controllers are clocked at the same frequency. The peripherals, however, are not speeded up.
Technical Specifications
Related IPs
- ARC HS34 32-bit processor core, ARC V2 ISA, for embedded applications
- ARC HS36 32-bit processor core, ARC V2 ISA, for embedded applications
- ARC HS44 32-bit, dual-issue processor core, ARC V2 ISA, for embedded applications
- ARC HS46 32-bit, dual-issue processor core, ARC V2 ISA, for embedded applications
- ARC HS45D 32-bit, dual-issue processor core, ARCv2DSP ISA, with 100+ DSP instructions for embedded applications
- ARC HS56 32-bit, dual-issue processor core & interconnect, ARCv3 ISA, for embedded applications