The FFT Core implements a FFT and inverse FFT suitable for use in Modulators or Demodulators for OFDM (COFDM) systems such as DVB-T/H, 802.11a and 802.16a.
It uses a fast and efficient radix-4 engine to compute the FFT. All logic is fully pipelined to clock at 4x - 7x sample rate, depending on FFT size.
802.11a and 802.16a OFDM FFT Core
Overview
Key Features
- The FFT Core implements a 64-point or 256-point FFT and inverse FFT suitable for use in the Demodulator or Modulator of OFDM (COFDM) systems such as 802.11a and 802.16a.
- It uses a fast and efficient radix-4 engine to compute the FFT. All logic is fully pipelined to clock at 4x sample rate.
- Synthesis control for 64-point FFT, 256-point FFT or other sizes = 22n
- Synthesis control of signal precision (variable width)
- Performs forward and inverse FFT (IFFT)
- Incorporates unit-delay input buffer which may be used for symbol timing
- Inputs are gathered in time-order at sample rate
- Outputs are produced in a burst at clock rate (3x or 4x sample rate)
- Outputs are produced in scrambled order
Technical Specifications
Availability
Now
Related IPs
- Advanced DPA- and FIA-resistant FortiMac HMAC SHA2 IP core
- DPA and FIA-Resistant Ultra-Compact FortiCrypt AES IP core
- DPA- and FIA-Resistant Balanced FortiCrypt AES IP Core
- DPA- and FIA-resistant Ultra High Bandwidth FortiCrypt AES IP core
- DPA- and FIA-resistant Ultra Low Power FortiCrypt AES IP core
- ARC HS47D 32-bit, dual-issue processor core, ARCv2DSP ISA, with 100+ DSP instructions and I&D cache