3.3V to 1.8V and 0.9V step-down DC-DC converter
Key Features
- 3.3V to 1.8V with 200mA maximum load current step-down DC-DC
- 3.3V to 0.9V with 300mA maximum load current step-down DC-DC
- Peak-current mode control with ramp compensation
- Pulse frequency modulation (PFM) mode for improved efficiency at small load currents.
- Over temperature protection (OVLO), input under voltage protection (UVLO)
- Over output voltage protection
- Softstart to avoid inrush current
- Audio avoidance to keep PFM switching out of audio frequency range
- 2.5V to 3.8V input range
- Outputs programmability (±5%)
- Programmable current limit
- Bandgap reference with <2% accuracy and <0.5mV/V supply rejection
- EMI reduction modes with FMCW/Pseudo-random modulation
- 90.5% efficiency at 180mA for 0.9V DC-DC
- 95.1% efficiency at 120mA for 1.8V DC-DC
- 28nm TSMC CMOS technology
Block Diagram
Technical Specifications
Foundry, Node
28nm TSMC CMOS
Maturity
GDS2 ready
TSMC
Pre-Silicon:
28nm
Related IPs
- 3.3V to 1.0V, 3.0A Step-down DC-DC converter
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- 3.3V to 1.8V, 0.7A Step-down DC-DC converter
- 1.8V 3.3V Tolerant General Purpose IO
- 4-bit, 10 GSPS Analog to Digital Converter IP block
- 4-bit, 20 GSPS Analog to Digital Converter IP block