65LL high speed dual-port SRAM compiler with HVT bit cell.
Overview
65LL high speed dual-port SRAM compiler with HVT bit cell.
Technical Specifications
Foundry, Node
SMIC 65nm LL
Maturity
In Production
SMIC
In Production:
65nm
LL
Related IPs
- SMIC 0.13um 90% shrunk HVT Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- SMIC 0.13um HVT Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- Single Port SRAM compiler - Memory optimized for high density and speed - Dual Voltage - Compiler range up to 640 kbits
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler range up to 64 k
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler up to 64 k
- High Density Single Port Multi-banks SRAM Compiler