64-bit RISC-V Multi-Core Linux-Capable processor
Overview
The U5 Series features a RISC-V Linux-capable application processor that offers high performance with maximum efficiency. The U5 core has a 5-6 stage pipeline and supports virtual memory, enabling 64-bit RISC-V applications.
Key Features
- Up to 9 cores and optional L2 Cache Controller
- Heterogeneous multi-core with a configurable number of U5 and S5 cores pre-integrated in a single deliverable
- U5 and S5 Core performance
- L1 and L2 memory systems and optional ECC protection
- Number, type, and width of bus interfaces
Applications
- Low-cost Linux
- Industrial
- IoT
- Storage
- Networking
- General-purpose embedded
Deliverables
- RTL Evaluation
- Test Bench RTL
- Software Development Kit
- FPGA Bitstream
- Documentation
Technical Specifications
Maturity
Now
Related IPs
- High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine
- High Performance 64-bit RISC-V Multi-Core Application Processor
- 64-bit RISC-V Multicore Processor with 1024-bit Vector Extension
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- RISC-V processor - 32 bit, 5-stage pipeline
- 64-bit embedded processor, fully compliant with the RISC-V ISA