6 track High Density standard cell library at TSMC 180 nm
Foundry Sponsored, TSMC 180 eLL, SESAME HD DV provides the best trade-off between area and power achieved from an cell design ena…
Overview
Key features
- Less Silicon
- High Density optimization
- 6-Track high cells for optimal area reduction
- Only Metal 1 used for cell design
- Compatible with 1P3M SoC implementation
- Power reduction features
- Compatible with the Islet Construction Kit for a smooth construction and integration of multi voltages, extinction, and retention islets
- 40% less leaky by design
Files
Note: some files may require an NDA depending on provider policy.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 180nm | BCDG2 | In Production |
Specifications
Identity
Provider
Learn more about Standard Cell Libraries IP core
Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
Breaking new energy efficiency records with advanced power management platform
Reduce ATPG Simulation Failure Debug Time by Understanding and Editing SPF
Chipworks Looks at Smartphones
Does Subsystem IP will finally find a market? ARC based sound subsystem IP is on track...
Frequently asked questions about standard cell libraries
What is 6 track High Density standard cell library at TSMC 180 nm?
6 track High Density standard cell library at TSMC 180 nm is a Standard Cell Libraries IP core from Dolphin Semiconductor listed on Semi IP Hub. It is listed with support for tsmc In Production.
How should engineers evaluate this Standard Cell Libraries?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Standard Cell Libraries IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.