55LL general SP SRAM compiler with HVT bit cell.
Overview
55LL general SP SRAM compiler with HVT bit cell.
Technical Specifications
Foundry, Node
SMIC 55nm LL
Maturity
In Production
SMIC
In Production:
55nm
LL
Related IPs
- SMIC 0.13um 90% shrunk HVT Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- SMIC 0.13um HVT Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- SMIC 0.15umLV Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- SMIC 0.13um General Process, 1.2V/2.5V Standard Cell Library
- SMIC 0.25um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- Standard Cell (ECO) Library IP, HVT, 7 tracks, UMC 55nm SP process