512x8 Bits OTP (One-Time Programmable) IP, TSMC 12FFC 0.8V/1.8V Process
Overview
The ATO00512X8TS012FFC8EA is organized as 512 bits by 8 one-time programmable (OTP). This is a kind of non-volatile memory fabricated in 12nmFFC standard CMOS logic process. The OTP can be widely used in chip ID, security key, memory redundancy, parameter trimming, configuration setting, feature selection, and PROM, etc.
Key Features
- Fully compatible with TSMC 12FFC 0.8V/1.8V Process
- Low voltage: 0.8 V ± 10% for read and 1.1 V ± 5% for program
- High speed: 10µs program time per bit, and 50ns read 8-bit at a time
- Asynchronous input with output latches
- Built-in test mode to generate pseudo-checkerboard patterns
- Built-in fuse protection circuits
Benefits
- Small IP size
- Low program voltage/current
- Low read voltage/current
- High reliability
Deliverables
- Datasheet
- Verilog behavior model and test bench
- Timing library
- LEF File
- Phantom GDSII database
Technical Specifications
Foundry, Node
TSMC 12FFC 0.8V/1.8V Process
Maturity
Silicon Proven & Ready for Production
Availability
Now
Related IPs
- 16Kx33 Bits OTP (One-Time Programmable) IP, TSMC 40LP 1.1V/2.5V Process
- 128x8 Bits OTP (One-Time Programmable) IP, TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose Process
- 4Kx8 Bits OTP (One-Time Programmable) IP, VIS 0.15µm 1.8V/5V BCD GIII Process
- 4Kx16 Bits OTP (One-Time Programmable) IP, UMC 110 nm 1.2V/3.3V L110AE Process
- 128x16 Bits OTP (One-Time Programmable) IP, X-FAB XR013 2.5V SOI Process
- 128x1 Bits OTP (One-Time Programmable) IP, UMC 0.18um 1.8V/5V BCD Process