3GPP LTE UL Channel Decoder
Overview
The 3GPP LTE Channel Decoder provides a high-performance, optimized decode function for the Uplink Shared Channel (UL-SCH), as defined in 3GPP. Core Generator options allow the user to generate underlying transport block and channel quality information decode chains, supporting applications such as relay nodes. The 3GPP LTE Channel Decoder is a component in Xilinx LTE Baseband Targeted Design Platform.
Key Features
- Uplink Shared Channel decoder for 3GPP TS 36.212 v9.3.0
- Transport Block Decoder and Channel Quality Information Decoder sub-components can be Generated as stand-alone cores
- TDD/FDD compliant
- Support for on or off chip codeword buffering
- Integrated descrambling
- Integrated LLR calculation
- Fully decoupled decoding chains
- Fully optimized for speed and area
- Fully synchronous design using a single clock
- Bit Accurate C model
- Customer demonstration test bench
Technical Specifications
Related IPs
- 3GPP LTE DL Channel Encoder
- 3GPP LTE Channel Estimator
- 3GPP UMTS LTE 3GPP2 cdma2000 1xEV-DV 1xEV-DO 8 state turbo encoder
- 3GPP UMTS LTE 3GPP2 cdma2000 1xEV-DV 1xEV-DO Turbo Decoder with Optional Viterbi Decoder
- 3GPP LTE 3GPP2 1xEV-DO Turbo Decoder with Ping Pong Input and Output Memories
- 3GPP LTE MIMO Decoder