32-Bit High Efficiency Processor - 3-Stage Pipeline, Single/Dual-issue

Overview

N300 Series is a 32-bit RISC-V processor designed for applications requiring extreme energy efficiency and DSP/FPU features. N300 Series can be applied to AIoT, embedded and industrial control, etc.

Key Features

  • RV32IMACFDBPKC/Zcxlcz ISA supported
  • Support fast interrupt tail-chaining mechanism, vectored interrupt processing
    mode for extremely fast interrupt response, and interrupt preemptions based
    on interrupt levels.
  •  
  • Configurable Dual-Issue micro-architecture
  • Support NICE
  • Configurable ILM (Instruction Local Memory) and
    DLM (Data Local Memory) with ECC
  • Configurable Instruction-Cache and Data-Cache with ECC
  • Support Single and Double-Precision floating point and SIMD DSP.
  • TEE supported to meet the system security requirement
  • Full Standard Debug Function with JTAG/cJTAG port.
  • Full Standard RISC-V Toolchain, and Linux/Windows IDE supported

Benefits

  • Great Power Efficiency
  • RV32IMACFD
  • BPKC/Zcxlcz
  • 3-Stage Pipeline
  • I/D Cache
  • Security (PMP, TEE)
  • NICE Extension
  • SP/DP FPU & DSP
  • AHB-Lite
  • RISC-V Standard Debug
  • JTAG & cJTAG
  • Low Latency Interrupt
  • Full Dev Kit & SDK

Block Diagram

32-Bit High Efficiency Processor - 3-Stage Pipeline, Single/Dual-issue Block Diagram

Technical Specifications

Short description
32-Bit High Efficiency Processor - 3-Stage Pipeline, Single/Dual-issue
Vendor
Vendor Name
×
Semiconductor IP