3.3V to 2.5V with 100mA driving capability; Linear Regulator ; MIFS C40LP Logic Process
Overview
3.3V to 2.5V with 100mA driving capability; Linear Regulator ; MIFS C40LP Logic Process
Technical Specifications
Short description
3.3V to 2.5V with 100mA driving capability; Linear Regulator ; MIFS C40LP Logic Process
Vendor
Vendor Name
Foundry, Node
MIFS(Fujitsu) 40nm Logic/Mixed_Mode LP
Related IPs
- 1.4V~3.6V to 1.2V with 100mA driving capability; Linear Regulator; UMC 90nm LL/RVT LowK LOGIC PROCESS minLib Cell Library
- 3.3V to 2.5V with 5mA driving capability; Capacitor-free Linear Regulator; UMC 28nm HPC Process
- 3.3V to 2.5V with 5mA driving capability; Capacitor-free Linear Regulator; UMC 0.11um HS/AE Logic Process
- LDO, 3.3V to 1.5V Output, 100mA Capability - HHGrace 110nm
- LDO, 3.3V to 1.5V Output, 100mA Capability - HHGrace 110nm
- LDO, 3.3V to 1.5V Output, 100mA Capability - HHGrace 110nm