256x8 Bits OTP (One-Time Programmable) IP, TSMC 22ULP 0.8V/1.8V process
Overview
The AT256X8T22ULP6AA is organized as 256 bits by 8 one-time programmable (OTP). This is a kind of non-volatile memory fabricated in TSMC 22nm ULP CMOS core logic process. The OTP can be widely used in chip ID, security key, memory redundancy, parameter trimming, configuration setting, feature selection, and PROM, etc.
Key Features
- Fully compatible with 1P5M TSMC 22nm ULP CMOS core logic process.
- Low voltage: 0.8V±10% read and 1.05~1.15V program
- High speed:10us program time per bit, and 70ns read 8-bit at a time
- Low power down current: <50uA in VDD domain
- Low standby current: <800 uA in VDD domain
- Asynchronous input with output latches
- One additional row to store any information
- Deep sleep mode to cut down power consumption
Benefits
- Small IP size
- Low program voltage/current
- Low read voltage/current
- High reliability
- Silicon characterized and qualified
Deliverables
- Datasheet
- Verilog behavior model and test bench
- Timing library
- LEF File
- Phantom GDSII database
Technical Specifications
Foundry, Node
TSMC 22ULP 0.8V/1.8V
Maturity
Silicon Proven & In Production
Availability
Now
TSMC
Silicon Proven:
22nm
Related IPs
- 16Kx33 Bits OTP (One-Time Programmable) IP, TSMC 40LP 1.1V/2.5V Process
- 128x8 Bits OTP (One-Time Programmable) IP, TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose Process
- 4Kx8 Bits OTP (One-Time Programmable) IP, VIS 0.15µm 1.8V/5V BCD GIII Process
- 4Kx16 Bits OTP (One-Time Programmable) IP, UMC 110 nm 1.2V/3.3V L110AE Process
- 128x16 Bits OTP (One-Time Programmable) IP, X-FAB XR013 2.5V SOI Process
- 128x1 Bits OTP (One-Time Programmable) IP, UMC 0.18um 1.8V/5V BCD Process