The ATO016KX33TS040LLP7ZA is organized as 16K-bits by 33 one-time
programmable (OTP). This is a type of non-volatile memory fabricated in TSMC 40nm LP standard CMOS core logic process. The OTP can be widely used in chip ID, security key, memory redundancy, parameter trimming, configuration setting, feature selection, and PROM, etc.
16Kx33 Bits OTP (One-Time Programmable) IP, TSMC 40LP 1.1V/2.5V Process
Overview
Key Features
- Fully compatible with TSMC 40nm LP standard CMOS core logic process
- Low voltage: 1.1 V ± 10% for read and 2.7 V ± 5% for program
- AEC-Q100 Grade 1
- Wide temperature range: -40 °C to +125 °C for program and -40 °C to +150 °C for read
- High-speed program: 10-us single-bit programming and up to 4-bit programming
Benefits
- Small IP size
- Low program voltage/current
- Low read voltage/current
- High reliability
- Wide operating temperature range
- Silicon characterized and qualified
Deliverables
- Datasheet
- Verilog behavior model and test bench
- Timing library
- LEF File
- Phantom GDSII database
Technical Specifications
Foundry, Node
TSMC 40LP 1.1V/2.5V Process
Maturity
Silicon Proven & Ready for Production
Availability
Now
Related IPs
- 256x16 Bits OTP (One-Time Programmable) IP, 256x16 Bits One Time Programmable Device SMIC 110nm 1.2V/3.3V Mixed Signal Generic Process
- 128x8 Bits OTP (One-Time Programmable) IP, SMIC 0.18µm 1.8V/3.3V Mixed Signal Process
- 104x1 Bits OTP (One-Time Programmable) IP, VIS 0.15um 1.8V/6V BCD G2 EPI Process
- 4Kx8 Bits OTP (One-Time Programmable) IP, VIS 0.15µm 1.8V/6V SOI BCD EPI Process
- 64x8 Bits OTP (One-Time Programmable) IP, Nexchip 0.15um 3.3V Logic Processes
- 16x8 Bits OTP (One-Time Programmable) IP, VIS 150nm 1.8V BCD Process