028TSMC_ADC_02 is analog ADC based on 4th-order sigma-delta modulator with fully differential/single-ended signal processing. Second order discrete time Sigma-Delta stage includes two discrete time integrators, which are implemented using switch-capacitor (SC) technique, SC summing stage and 3-level quantizer.
ADC allows to obtain 92dB SNR at bandwidth 150kHz.
16-bit 2-channel 312.5kSPS delta-sigma ADC
Overview
Key Features
- TSMC 28nm eFlash technology
- High performance with SNR 92dB@BW=150kHz
- Two input modes: differential and single-ended inputs
- 16 input channels
- Differential reference inputs
- External up to 80MHz clock
- Output sampling rate 312.5kHz
- Current consumption in operation mode: 2.4mA@5.0V
- Analog IO supply voltage 5.0V (3.3V option)
- Core supply voltage 0.9V
- Automotive compliant: junction temperature: -40?C to +150?C
Applications
- Analog to digital signal conversion
- Automotive applications
- Receivers, transceivers
- Measurement environment
Deliverables
- Schematic or NetList
- Abstract model (.lef and .lib files)
- Layout view (optional)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Technical Specifications
Foundry, Node
TSMC eFlash 28nm
Maturity
pre-silicon verification
Availability
Now
TSMC
Pre-Silicon:
28nm
Related IPs
- 16-bit 2-channel 25 kHz bandwidth delta-sigma stereo, audio DAC
- 1-bit 2-channel 2.2 MSPS (8.5 kHz BW) delta-sigma ADC
- 9-bit 2-channel 0.5 to 33 MSPS (8 to 500 kHz BW) delta-sigma ADC
- 12-bit 2-channel 5 to 7.5 MSPS cascade delta-sigma ADC
- 16bit 5Msps SAR General Purpose ADC IP Core
- 16bit 80Ksps - 256Ksps low power SAR ADC IP core