12Bit 1Msps SAR-ADC based on UMC 55nm uLP process
Overview
12Bit 1Msps SAR-ADC based on UMC 55nm uLP process
Technical Specifications
Foundry, Node
UMC 55nm Logic/Mixed_Mode uLP
UMC
Pre-Silicon:
55nm
Related IPs
- Ultra-low power and high performance 12bit 1Msps SARADC
- 12Bit 1Msps SAR-ADC based on UMC 55nm uLP eflash process (GPIO Function integrated)
- a 10-bit 1-MSPS 11-to-1 SAR-ADC with 11-channel GPIO integrated based on UMC 55nm eFlash process
- Decision tree ensemble evaluation core based on serial evaluation of ensemble members
- Decision tree ensemble evaluation core based on parallel evaluation of ensemble members
- Area-efficient decision tree ensemble evaluation core based on serial evaluation of ensemble members