125M 9bit 2.5bit pipeline share-OP ADC for 10/100/1000 Ethernet DPHY use; UMC 28nm HPC/Low-K process_x005F_x000D_
Overview
125M 9bit 2.5bit pipeline share-OP ADC for 10/100/1000 Ethernet DPHY use; UMC 28nm HPC/Low-K process
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- MIPI D-PHY Rx-Only 2 Lanes in UMC (28nm)
- MIPI D-PHY Rx-Only 4 Lanes in UMC (28nm, 22nm)
- MIPI D-PHY Tx-Only 4 Lanes in UMC (28nm, 22nm)
- 0.9V/1.8V 9Bits 125MSPS Pipelined ADC; UMC 28nm HPC+, LowK, Logic Process
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- GbE (10/100/1000 Base-T) PHY IP, Silicon Proven in UMC 28HPC