The AR36T05 is a soft macro low-power high-performance digital microphone interface modulator IP. The IP converts stereo/mono 1-bit pulse-density modulated (PDM) bit stream data from external digital microphones into 16-24bit pulse-code modulated (PCM) data for base-band processing. It is expandable to multi-channel system for various voice and audio applications.
The IP is portable to any logic process node for silicon realization. It is now silicon-proven in TSMC 16nm and 28nm logic processes.
120dB PDM-to-PCM Digital Microphone Interface
Overview
Key Features
- SNR 122dB; DR 121dB
- PDM (pulse-density modulated) Input
- PCM (pulse-code modulated) output
- Support PDM_CLK rates of 0.512MHz~8.64MHz
- Support left /right mono mode, stereo mode
- Sampling Rate: 8K-96KHz, upgrade to higher Fs
- PGA Gain: Tunable with a wide range, 0.75dB/Step
- Soft gain tuning
- Soft mute
- Digital audio interface (master & slave)
- DAI data format: I2S, Left-justified, PCM
- Control Interface: Register / I2C, APB/MCU bus
Benefits
- Easy Integration
- Quick Time-to-Market
- Reduced R&D Cost
- Enhance 1st Tape Out Success
- Differentiated SoC Solution
- Early Market Penetration
Block Diagram
Applications
- Machine Learning / Voice Recognition System
- IoT System and Node
- Smart Wearable Devices
- Smart Voice/Audio Home Appliance
- Portable Media
- VR/AR/MR System
- Surveillance System
Deliverables
- Full Datasheet
- Test Plan
- Synthesized Gate Netlist or RTL
- Timing Constraint (.sdc)
- Test Benches and Test Vectors
- Integration Support
- Silicon Validation & AE support
Technical Specifications
Foundry, Node
TSMC 16nm 28nm
Maturity
Mass Production
Availability
Now
Related IPs
- Multi-Rate Serial Digital Interface (SDI) PHY Layer
- Tri-Rate Serial Digital Interface (SDI) Physical Layer (PHY)
- ISO/IEC 7816-3 digital controller for interface device compliant with ETSI TS 102 221 and EMV 2000 standards
- Ultra low-power Microphone, Audio, IoT interface
- Dual Channel Digital Capacitive Sensor Interface
- PHY layer solution for PCIe1.1/PCIe2.0 with a serial interface and PIPE3 compliant digital interface