CT22407 implements voltage monitor operation.
The core of the IP is a 12-bit Capacitive Charge-Redistribution SAR ADC converting the analog measurement into the digital domain.
Its reference voltage VREF is generated internally, buffering an internally generated bandgap voltage.
Due to the fully-differential architecture of the analog front end, measuring voltage requires a single ended to fully differential conversion through included switched cap amplifier that acts also as a sample and hold and performs the required gain adjustment to properly condition the signal for the SAR ADC Core.
Due to the high accuracy requirements, accurate single temperature trimming of the internal reference voltage has to be performed.
Input voltage range is assumed to be 0÷1.8V.
Programmable measurement averaging can be performed and therefore output can be set as the result of a single conversion or the average of 2/4/8 conversions.
12 Bits, 100 kS/s SAR Analog to Digital Converter
Overview
Key Features
- Supply 1.8V (Analog) 1.0V Digital
- Internally generated 1.5V ±0.2% reference.
- Resolution 12bit
- Rail to rail Single Ended Input
- Total conversion time of 9.2µs (100KSps)
- INL = ±2.5 LSB
- DNL = -0.8/2.5 LSB (no missing codes)
- Total voltage accuracy measurement: ±5mV on [0V:1.2V] range & ±10mV on [1.2V:1.8V] range
- 1.3mW active power
Benefits
- PVT characterized
- Easy portability
- In mass-production
Block Diagram
Applications
- General Purposes IP
Deliverables
- Datasheet
- Integration guidelines
- GDS2 and LVS Netlist
- Footprint (.LEF)
- Test Specifications
Technical Specifications
Maturity
Silicon-Proven on 28HPC+ TSMC technology
Availability
Available
Related IPs
- ULP 12 Bits, 35 kS/s SAR Analog to Digital Converter
- 6-bit, 12 GSPS Analog to Digital Converter IP block
- 4-bit, 10 GSPS Analog to Digital Converter IP block
- 4-bit, 20 GSPS Analog to Digital Converter IP block
- ST 6-bit, 10 GSPS Analog to Digital Converter IP block
- ST 6-bit, 20 GSPS Analog to Digital Converter IP block