10bits 1MHz R-2R D/A Converter with rail to rail voltage output ; UMC 55nm ULP process
Overview
10bits 1MHz R-2R D/A Converter with rail to rail voltage output ; UMC 55nm ULP process
Technical Specifications
Foundry, Node
UMC 55nm Logic/Mixed_Mode uLP
UMC
Pre-Silicon:
55nm
Related IPs
- 10bits 1MHz R-2R D/A Converter with rail to rail voltage output ; UMC 55nm eFlash (SST) process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- 12bits 1MHz Voltage output R-2R D/A Converter; UMC 55nm SP-RVT process
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process