10BASE-Te/100BASE-TX/100BASE-FX/1000BASE-T Energy Efficient Ethernet PHY; UMC 28nm HPC+ process
Overview
10BASE-Te/100BASE-TX/100BASE-FX/1000BASE-T Energy Efficient Ethernet PHY; UMC 28nm HPC+ process
Technical Specifications
Foundry, Node
UMC 28nm HPC+
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- 12G Ethernet PHY in TSMC (28nm, 16nm, 12nm)
- Small, Low Power, Energy Efficient 32-bit Microcontroller Processor
- 10/100 Ethernet PHY IP, Energy Efficient, UMC 0.11um HS/AE process