100MHz single-ended to differential clock buffer for UMC 40nm LP.
Overview
100MHz single-ended to differential clock buffer for UMC 40nm LP.
Technical Specifications
Foundry, Node
UMC 40nm
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- 100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.I; UMC 0.13um HS/FSG LOGIC/MIXEDMODE Enhance Process
- High-Speed Single-Ended to Differential Circuit
- Differential Signaling IO Buffer
- Output Buffer for up to 12Gb/s
- PCI Express Differential Buffer IP, Single - Ended, UMC 90nm SP process
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process