100MHz single-ended to differential clock buffer for UMC 40nm LP.
Overview
100MHz single-ended to differential clock buffer for UMC 40nm LP.
Technical Specifications
Foundry, Node
UMC 40nm
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- 100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.I; UMC 0.13um HS/FSG LOGIC/MIXEDMODE Enhance Process
- Differential Signaling IO Buffer
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements
- PCI Express Differential Buffer IP, Single - Ended, UMC 90nm SP process
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process