100MHz single-ended to differential clock buffer for UMC 40nm LP.
Overview
100MHz single-ended to differential clock buffer for UMC 40nm LP.
Technical Specifications
Foundry, Node
UMC 40nm
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- 100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.I; UMC 0.13um HS/FSG LOGIC/MIXEDMODE Enhance Process
- Differential Clock Receiver to CML - TSMC CLN3P
- High-Speed Single-Ended to Differential Circuit
- 10G PHY for Differential Buffer, TSMC N7, North/South (vertical) poly orientation
- Differential Signaling IO Buffer
- Output Buffer for up to 12Gb/s