100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.I; UMC 0.13um HS/FSG LOGIC/MIXEDMODE Enhance Process
Overview
100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.I; UMC 0.13um HS/FSG LOGIC/MIXEDMODE Enhance Process
Technical Specifications
Foundry, Node
UMC 0.13um
UMC
Pre-Silicon:
130nm
Related IPs
- 100MHz single-ended to differential clock buffer for UMC 40nm LP.
- Differential Clock Receiver to CML - TSMC CLN3P
- 10G PHY for Differential Buffer, TSMC N7, North/South (vertical) poly orientation
- Reference Slicer, Differential to Single-Ended - GlobalFoundries 40nm
- Reference Slicer, Differential to Single-Ended - GlobalFoundries 55nm
- Reference Slicer, Differential to Single-Ended - STMicroelectronics 65nm