100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.I; UMC 0.13um HS/FSG LOGIC/MIXEDMODE Enhance Process
Overview
100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.I; UMC 0.13um HS/FSG LOGIC/MIXEDMODE Enhance Process
Technical Specifications
Foundry, Node
UMC 0.13um
UMC
Pre-Silicon:
130nm
Related IPs
- 100MHz single-ended to differential clock buffer for UMC 40nm LP.
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- Reference Slicer, Differential to Single-Ended - GlobalFoundries 40nm
- Reference Slicer, Differential to Single-Ended - GlobalFoundries 55nm
- Reference Slicer, Differential to Single-Ended - STMicroelectronics 65nm
- Reference Slicer, Differential to Single-Ended