Low Power Fractional PLL is a general purpose frequency synthesizer with an input reference frequency range from 10 to 240 MHz and 3:1 output frequency range. The PLL core is a typical Type-II PLL and the fractional portion of the output frequency is achieved by using a programmable 3rd-ord sigma delta modulator. The PLL core operates on IO supply voltage for excellent supply rejection in noisy SoC applications. It is designed for easy usage and simple integration, eliminating the need for complex configurations.
10~240MHz in, 1.5GHz, Integer PLL, TSMC 28HPC+, N/S orientation
Overview
Key Features
- Supports wide input frequency range: 10MHz to 240MHz
- Supports 3:1 output frequency range allows optimization for power and jitter performance
- 24-bit fractional accuracy
- Supports Spread Spectrum Clocking
- Lock Detect Signal indicates when frequency lock is achieved
- Embedded frequency meter circuit for mass production testing
- Embedded continuous monitoring watchdog circuit for automotive applications
- Output mux for bypass mode
- PLL Core Area less than 100µm x 100µm @22nm
- Low Power Consumption, less than 1.0mA from IO voltage domain at lowest output frequency operation
Block Diagram
Technical Specifications
Foundry, Node
TSMC 28HPC+
TSMC
Pre-Silicon:
28nm
Related IPs
- 10~240MHz in, 3.0GHz, Integer PLL, TSMC 28HPC+, N/S orientation
- 10~240MHz in, 1.5~3.0GHz, low jitter fractional-N PLL, TSMC 12FFC, N/S orientation
- 10~240MHz in, 1.5~3.0GHz, low jitter fractional-N PLL, TSMC 22ULL 1.8V, N/S orientation
- HDMI 2.1 Audio PLL in TSMC 12FFC 1.8V, North/South Poly Orientation
- HDMI 2.1 Audio PLL in TSMC 16FFC 1.8V, North/South Poly Orientation
- UCIe-S PHY for Standard Package (x16) in TSMC N3E, North/South Orientation